

How to interrupt a fault before peak current discharge of DC capacitors?

In order to interrupt the fault prior to the peak current discharge of DC capacitors a fast fault detection method is required, which makes di/dt based protection schemes more suitable for DC networks [24,72]. Fault detection scheme based on initial di/dt is discussed in Ref. [73].

What parameters should be included in a capacitor design?

The specific parameters to be designed include the filter capacitor, the total inductance, the inverter-side inductance, the harmonic attenuation rate, and the resonance frequency.

What is fault current during a capacitor discharge?

The fault current during the capacitor discharge depends on the total DC side capacitance and the total fault current loop impedance. The DC side capacitance is the total cumulative capacitance of grid-connected voltage source converter (G-VSC) capacitor, other converter capacitors, and line capacitances.

What is the voltage of a capacitor in a DC line?

The voltage of the equivalent capacitor in the positive pole is u_i and in the negative pole is u_{i+n} correspondingly, as shown in Fig. 2. The DC lines are modelled as series of RL circuits, where the resistance R and inductance L of the line ij (in negative line is $i+n, j+n$) are R_{ij} and L_{ij} , and L_d is the smoothing reactor.

Can derivatives of current be used to detect faults in DC networks?

Derivatives of current In Ref. [24], the use of derivatives of current (di/dt) for fast detection of faults within DC networks is discussed. Immediately after a fault, the discharge of the DC link capacitors can result in fault current transient, until it is damped by fault loop impedance.

Does control influence the pole-to-ground fault in symmetrical monopole DC systems?

To reveal the influence of control on the pole-to-ground fault in symmetrical monopole DC systems, this Letter obtains the MMC equivalent circuits at first. Later the state-space model is established for the pole-to-ground fault current calculation, in which step the MMC control effect is considered.

The CL-type filters adopted in grid-connected current source inverters (CSIs) causes resonance. Capacitor voltage feedback (CVF) based active damping (AD) can suppress this resonance, and has the advantage of simple implementation. However, the amplitude of the filter capacitor voltage is much larger than the amplitude of the direct current, which leads to ...

Among them, AC coupling network provides large dynamic discharging current and the feedforward compensation capacitor boosts the dynamic charging current, which effectively and comprehensively improves the transient response speed. Meanwhile, the detailed large-signal, stability analysis is offered to

expatiate the theory principles of the proposed LDO ...

This paper studied the characteristics of a virtual-capacitor based DC current suppression method for an LCL type grid connected inverter. The method was implemented with capacitor-current-feedback active-damping for the grid converter. The relationship between the virtual capacitance and the system steady-state error and stability has been ...

Fast capacitor discharge and the current rise in DC systems impose strict time limits for fault detection and interruption. There are several grounding design considerations ...

Thus, this paper aims to provide a systematic study of dual-loop current control in a digitally-controlled inverter. At first, the stable region of the inner-loop AD is derived. Then, the dual ...

In this paper, a strategy to enhance the dynamic characteristics of current source inverters by constructing a capacitor current loop was proposed. The main conclusions are as follows. 1.

The pole-to-ground fault current estimation method in symmetrical monopole HVDC grid is proposed in this Letter, and the control of MMC is also considered in the fault current calculation. It is found that the dc ...

Transient response improvement of a capacitor-less low-dropout regulator with input current-differencing is presented in this paper. The Miller compensation technique with series resistance is used to establish the stability and reduce the on-chip capacitor. As a result, the on-chip compensation capacitor of the proposed LDO is reduced to 4 pF which makes it ...

Before moving to phasor analysis of resistive, capacitive, and inductive circuits, this chapter looks at analysis of such circuits using differential equations directly. The aim is to show that phasor analysis makes our lives much easier. For an excellent review of the mathematics of solving linear, first order, constant coefficient differential equations, see Dawkins . Voltage Divider ...

In this paper, an optimized design method for grid-current-feedback AD is proposed to improve system dynamic characteristic. Firstly, it presents a virtual impedance ...

The discharge of a filter capacitor (FC) in power converters in the dc system is the foremost indicator of a fault. Such dynamic behavior of FC can be utilized in the identification of a fault. This method is a time-frequency-domain-based wavelet transform (WT), which utilize the current ...

In this chapter, a tutorial on the parameter design of the LCL filter is presented, as well as the modeling and stability analysis of the LCL-type grid-connected inverters. Then, the generalized parameter design constraints of the LCL filter are introduced and various damping methods for enhancing individual internal stability.

The discharge of a filter capacitor (FC) in power converters in the dc system is the foremost indicator of a fault. Such dynamic behavior of FC can be utilized in the identification of a fault. This method is a time-frequency-domain-based wavelet transform (WT), which utilize the current dynamics of an FC for quantitative analysis of a fault ...

Note the use of a voltage source rather than a fixed current source, as examined earlier. Figure 8.4.1 : A simple RC circuit. The key to the analysis is to remember that capacitor voltage cannot change instantaneously. Assuming the capacitor is uncharged, the instant power is applied, the capacitor voltage must be zero. Therefore all of the ...

The objective of this analysis consists in ensuring that the PDN impedance value seen from the pins of the load device is below a certain target impedance. The target impedance, named, relates the maximum allowed ...

In this paper, a strategy to enhance the dynamic characteristics of current source inverters by constructing a capacitor current loop was proposed. The main conclusions ...

Web: <https://liceum-kostrzyn.pl>

